

24V 4A Peak Source and Sink Single Channel Driver

1. Features

- 5-pin SOT-23 option
- 4A peak source and sink drive current
- Wide VDD range up to 24V
- VDD operation from 4.5V to 20V with UVLO protection
- Dual inputs, either inverting or non-inverting input can be used. Unused input can be used as Enable or Disable control
- Ability to handle negative (-5V) input
- TTL and CMOS compatible input
- Low propagation delays (typical less than 20ns)
- Output held low when floating inputs
- Operating temperature range -40°C to 125°C

2. Applications

- Power Tools
- Motor Control
- AC/DC and DC/DC converters
- Server and Telecom rectifiers
- EV/HEV inverters and DC/DC converters
- PV boosters and inverters
- UPS
- Emerging Wide Band-Gap Power Devices

3. Description

The SL27517A is a 4A symmetrical drive single-channel, high-speed, low-side gate driver, capable of effectively and safely driving MOSFETs, IGBTs and emerging WBG power switches. Low propagation delay and compact SOT-23 package enable fast switching at hundreds of kHz. It is very suitable for server and telecom power supply's synchronous rectification driving, where synchronous MOSFET's dead time accuracy directly impacts converter's efficiency.


Wide VDD operating range from 4.5V to 20V enables effective driving with MOSFET or GaN power switches. Integrated UVLO protection ensures output held at low under abnormal conditions.

The independent inputs range from -5V to 20V ensure robust operation with undershoot or overshoot induced by parasitic inductances. The input thresholds are compatible with TTL input.


Device Information

PART NUMBER	PACKAGE	PACKING	QTY
SL27517A	SOT-23-5L	Tape and Reel	3000 pcs/Reel

Typical Application Diagrams



4. Pin Configuration and Functions



Pin Functions

PIN	NAME	I/O	DESCRIPTION
1	VDD	P	Positive bias supply
2	GND	G	Driver ground
3	IN+	I	Positive input
4	IN-	I	Negative input
5	OUT	O	Driver output

Truth Table

VDD is higher than UVLO threshold.

IN+	IN-	OUT
L or floating	X	L
X	H or floating	L
H	L	H

5. Specifications

5.1 Absolute Maximum Ratings

Over free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
V _{DD}	Total supply voltage (reference to GND)	-0.3	24	V
OUT	Gate driver output voltage	-0.3	V _{DD} +0.3	V
IN+, IN-	Signal input voltage	-5.0	24	V
T _J	Junction temperature	-40	150	°C
T _{STG}	Storage temperature	-65	150	°C

(1) Operating beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended period may affect device reliability.

5.2 ESD Rating

		Value	UNIT
V _(ESD) Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	+/-2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	+/-1500	

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
 (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operation Conditions

		MIN	MAX	UNIT
V _{DD}	Total supply voltage	4.5	20	V
V _{IN+} , IN-	Signal input voltage	0	20	V
T _A	Ambient temperature	-40	125	°C

5.4 Thermal Information

		Value	UNIT
R _{θJA}	Junction-to-Ambient thermal resistance	165	°C/W
R _{θJB}	Junction-to-Board thermal resistance	55	°C/W

5.5 Electrical Specifications

Unless otherwise noted, $V_{DD} = 12\text{ V}$, $T_A = -40^\circ\text{C}$ to 125°C

Currents are positive into and negative out of the specified terminal. Typical condition specifications are at 25°C .

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
BIAS CURRENT						
I _{DDoff}	Startup current	V _{DD} =3V, I _N =0V		90		μA
I _{DDq}	Quiescent current	I _N =0V		183		μA
UVLO						
V _{ON}	Under voltage	Rising threshold		3.9	4.4	V
V _{OFF}	thresholds	Falling threshold	3.2	3.7		
INPUT (IN+, IN-)						
V _{INH}	Input rising threshold			1.9	2.4	V
V _{INL}	Input falling threshold		0.8	1.2		V
V _{INHYS}	Input hysteresis			0.7		V
V _{INNS}	Input negative voltage capability		-5			V
OUTPUT						
I _o	Peak source and sink current	C _{LOAD} =0.22μF, with external current limiting resistors, 1kHz switching frequency		4.0		A
V _{OH}	Output high voltage	I _{OUTH} = -10mA	V _{DD} -0.014 V _{DD} -0.12			V
V _{OL}	Output low voltage	I _{OUTL} = 10mA	0.004 0.012			V
R _{OH}	Output pull-up resistance			1.36	12	Ω
R _{OL}	Output pull-down resistance			0.41	1.2	Ω
Timing						
T _{Drr}	Rising delay	C _{LOAD} = 1.8nF		12	30	ns
T _{Dff}	Falling delay			12	30	
T _r	Rise time	C _{LOAD} = 1.8nF		6		ns
T _f	Fall time			11		

6. Typical Characteristics




Figure 1. Quiescent Current $IDDq$ vs Temperature




Figure 2. Operating Current IDD vs VDD




Figure 3. Propagation Delay vs Temperature




Figure 4. Propagation Delay vs VDD




Figure 5. Rise Time and Fall time vs Temperature





Figure 6. Rise Time and Fall time vs VDD

7. Detail Descriptions

SL27517A driver provides single-channel high-speed low-side gate drive.

7.1 Input Signal

IN+ is non-inverting logic gate driver input. IN- is inverting logic gate driver input. The input pins have a weak pull-down and pull-up. When left floating, outputs are pulled to GND. The input is a TTL and CMOS logic level with maximum 20V voltage tolerance.




7.2 OUT

OUT consists of a P-channel MOSFET for pullup and an N-channel MOSFET for pulldown. The output stage in SL27517A can supply 4A peak source and 4A peak sink current pulses. The output voltage swings between VDD and GND providing rail-to-rail operation. The presence of the MOSFET body diodes also offers voltage clamping paths to limit overshoot and undershoot. That means that in many cases, external Schottky diode clamps may not be necessary.


7.3 VDD and Under Voltage Protection

SL27517A maximum voltage rating is 24V. It is suitable for Si MOSFET, IGBT and SiC MOSFET gate drive. The driver has internal under voltage lockout (UVLO) protection feature. When VDD level is below UVLO threshold, this circuit holds the output LOW, regardless of the status of the inputs.

8. Application and Implementation




Using Non-Inverting Input



Using Inverting Input


9. Layout




Layout Example for SL27517A

10. Package Information

SOT-23-5L(14RZ) Package Dimensions



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	1.050	1.250	0.041	0.049
A1	0.000	0.100	0.000	0.004
A2	1.050	1.150	0.041	0.045
b	0.300	0.500	0.012	0.020
c	0.100	0.200	0.004	0.008
D	2.820	3.020	0.111	0.119
E1	1.500	1.700	0.059	0.067
E	2.650	2.950	0.104	0.116
e	0.950(BSC)		0.037(BSC)	
e1	1.800	2.000	0.071	0.079
L	0.300	0.600	0.012	0.024
L1	0.600REF.		0.024REF.	
θ	0°	8°	0°	8°



SOT-23-5L Recommended Soldering Dimensions